Invention Grant
- Patent Title: Multilayer printed wiring board and method of manufacturing the same
- Patent Title (中): 多层印刷电路板及其制造方法
-
Application No.: US13269079Application Date: 2011-10-07
-
Publication No.: US08575496B2Publication Date: 2013-11-05
- Inventor: Hironori Tanaka
- Applicant: Hironori Tanaka
- Applicant Address: JP Ogaki-shi
- Assignee: Ibiden Co., Ltd.
- Current Assignee: Ibiden Co., Ltd.
- Current Assignee Address: JP Ogaki-shi
- Agency: Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
- Main IPC: H05K1/16
- IPC: H05K1/16 ; H05K1/18

Abstract:
A multilayer printed wiring board including a layered capacitor section provided on a first interlayer resin insulation layer and a high dielectric layer and first and second layered electrodes that sandwich the high dielectric layer. A second interlayer resin insulation layer is provided on the first insulation layer and the capacitor section, and a metal thin-film layer is provided over the capacitor section and on the second insulation layer. An outermost interlayer resin insulation layer is provided on the second insulation layer and the metal thin-film layer. A mounting section is provided on the outermost insulation layer and has first and second external terminals to mount a semiconductor element. Multiple via conductors penetrate each insulation layer. The via conductors include first via conductors that electrically connect the first layered electrode to the first external terminals. Second via conductors electrically connect the second layered electrode to the second external terminals.
Public/Granted literature
- US20120037414A1 MULTILAYER PRINTED WIRING BOARD AND METHOD OF MANUFACTURING THE SAME Public/Granted day:2012-02-16
Information query