Solid state switches of inverters are controlled by timing signals computed in power layer interface circuitry for individual inverters. Multiple inverters may be placed in parallel with common three-phase output. Common control circuitry generates timing signals or data used to reconstruct the common signals and sends these signals to the power layer interface circuitry. A processor in a power layer interface circuitry used these signals to recomputed the timing signals. Excellent synchronicity may be provided between parallel inverters that each separately reconstruct the timing signals based upon the identical received data.