Invention Grant
US08576648B2 Method of testing data retention of a non-volatile memory cell having a floating gate 有权
测试具有浮动栅极的非易失性存储单元的数据保留的方法

Method of testing data retention of a non-volatile memory cell having a floating gate
Abstract:
A method of decreasing the test time to determine data retention (e.g. leakage current) of a memory cell having a floating gate for the storage of charges thereon. The memory cell is characterized by the leakage current having a rate of leakage which is dependent upon the absolute value of the voltage of the floating gate. The memory cell is further characterized by a first erase voltage and a first programming voltage, applied during normal operation, and a first read current detected during normal operation. The method applies a voltage greater than the first erase voltage or greater than the first programming voltage, to over erase the floating gate. The memory cell including the floating gate is subject to a single high temperature bake. The memory cell is then tested for data retention of the floating gate based on the single high temperature bake.
Information query
Patent Agency Ranking
0/0