Invention Grant
US08577024B2 Concealing plain text in scrambled blocks 有权
在乱码中隐藏纯文本

Concealing plain text in scrambled blocks
Abstract:
An apparatus generally having a first circuit and a second circuit is disclosed. The first circuit may be configured to (i) divide a plain text into at least three input blocks and (ii) generate at least three scrambled blocks by scrambling the input blocks using a first cipher process. The first cipher process may be configured such that a first of the input blocks does not affect the generation of a last scrambled block. The second circuit may be configured to (i) generate at least three output blocks by de-scrambling the scrambled blocks using a second cipher process and (ii) reconstruct the plain text from the output blocks. The second cipher process may be configured such that a first of the scrambled blocks affects the generation of all of the output blocks.
Public/Granted literature
Information query
Patent Agency Ranking
0/0