Invention Grant
US08592924B2 Semiconductor device including gate electrode having a laminate structure and a plug electrically connected thereto 有权
半导体装置包括具有层叠结构的栅电极和与其电连接的插头

Semiconductor device including gate electrode having a laminate structure and a plug electrically connected thereto
Abstract:
A semiconductor device includes a semiconductor substrate having a semiconductor layer, a gate electrode, a source region, a drain region, an element separation insulating film layer and a wiring. The gate electrode include a laminated structure having a gate insulating film formed on the semiconductor layer, a metal or a metallic compound formed on the gate insulating film and a polycrystalline silicon layer formed on the metal or metallic compound. The source region and drain region are formed on a surface portion of the semiconductor substrate and sandwich the gate electrode therebetween. The element separation insulating film layer surrounds the semiconductor layer. The wiring is in contact with the metal or metallic compound of the gate electrode.
Public/Granted literature
Information query
Patent Agency Ranking
0/0