Invention Grant
- Patent Title: Semiconductor integrated circuit and operation method of the same
- Patent Title (中): 半导体集成电路及其运算方法相同
-
Application No.: US13357664Application Date: 2012-01-25
-
Publication No.: US08594605B2Publication Date: 2013-11-26
- Inventor: Yusaku Katsube , Kosuke Tsuiji , Yutaka Igarashi , Akio Yamamoto
- Applicant: Yusaku Katsube , Kosuke Tsuiji , Yutaka Igarashi , Akio Yamamoto
- Applicant Address: JP Kanagawa
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kanagawa
- Agency: Mattingly & Malur, PC
- Priority: JP2011-016386 20110128
- Main IPC: H04B1/10
- IPC: H04B1/10 ; H04K3/00
Abstract:
The present invention is directed to accurately set a frequency characteristic of a filter integrated in a semiconductor integrated circuit. A semiconductor integrated circuit includes a filter circuit, a cutoff frequency calibration circuit, and a Q-factor calibration circuit. The cutoff frequency calibration circuit adjusts cutoff frequency of the filter circuit to a desired value by adjusting capacitance components of the filter circuit. After adjustment of the cutoff frequency of the filter circuit by the cutoff frequency calibration circuit, the Q-factor calibration circuit adjusts the Q factor of the filter circuit to a desired value by adjusting a resistance component of the filter circuit.
Public/Granted literature
- US20120194265A1 SEMICONDUCTOR INTEGRATED CIRCUIT AND OPERATION METHOD OF THE SAME Public/Granted day:2012-08-02
Information query
