Invention Grant
US08604953B2 Calibrating timing, gain and bandwidth mismatch in interleaved ADCs 有权
校准交错ADC中的时序,增益和带宽不匹配

Calibrating timing, gain and bandwidth mismatch in interleaved ADCs
Abstract:
A method and a corresponding device for calibrating an interleaved analog-to-digital converter (ADC) involve injecting a randomly determined amount of dither into at least one of a flash component and a multiplying digital-to-analog converter (MDAC) in a selected channel in the ADC. A correlation procedure is performed to estimate, based on an overall ADC output, a gain experienced by the injected dither after propagating through the channel. The injection and the correlation procedure are repeated on at least one additional channel to estimate a gain for each at least one additional channel. The estimated gains of the selected channel and the at least one additional channel are then compared to determine a degree of mismatch between the selected channel and each at least one additional channel. At least one channel is calibrated as a function of the determined degree of mismatch.
Information query
Patent Agency Ranking
0/0