Invention Grant
US08624769B2 Mixed linear/square-root encoded single slope ramp provides a fast, low noise analog to digital converter with very high linearity for focal plane arrays
有权
混合线性/平方根编码单斜坡斜坡为焦平面阵列提供了非常高的线性度的快速,低噪声模数转换器
- Patent Title: Mixed linear/square-root encoded single slope ramp provides a fast, low noise analog to digital converter with very high linearity for focal plane arrays
- Patent Title (中): 混合线性/平方根编码单斜坡斜坡为焦平面阵列提供了非常高的线性度的快速,低噪声模数转换器
-
Application No.: US13572098Application Date: 2012-08-10
-
Publication No.: US08624769B2Publication Date: 2014-01-07
- Inventor: Christopher James Wrigley , Bruce R. Hancock , Kenneth W. Newton , Thomas J. Cunningham
- Applicant: Christopher James Wrigley , Bruce R. Hancock , Kenneth W. Newton , Thomas J. Cunningham
- Applicant Address: US CA Pasadena
- Assignee: California Institute of Technology
- Current Assignee: California Institute of Technology
- Current Assignee Address: US CA Pasadena
- Agency: Gates & Cooper LLP
- Main IPC: H03M1/12
- IPC: H03M1/12

Abstract:
An analog-to-digital converter (ADC) converts pixel voltages from a CMOS image into a digital output. A voltage ramp generator generates a voltage ramp that has a linear first portion and a non-linear second portion. A digital output generator generates a digital output based on the voltage ramp, the pixel voltages, and comparator output from an array of comparators that compare the voltage ramp to the pixel voltages. A return lookup table linearizes the digital output values.
Public/Granted literature
Information query