Invention Grant
US08625364B2 Semiconductor memory devices and systems including data output circuits to output stored data during first output mode and output programmed data pattern during second output mode 有权
半导体存储器件和系统包括数据输出电路,用于在第一输出模式期间输出存储数据,并在第二输出模式期间输出编程数据模式

  • Patent Title: Semiconductor memory devices and systems including data output circuits to output stored data during first output mode and output programmed data pattern during second output mode
  • Patent Title (中): 半导体存储器件和系统包括数据输出电路,用于在第一输出模式期间输出存储数据,并在第二输出模式期间输出编程数据模式
  • Application No.: US13482536
    Application Date: 2012-05-29
  • Publication No.: US08625364B2
    Publication Date: 2014-01-07
  • Inventor: Nak-Won Heo
  • Applicant: Nak-Won Heo
  • Applicant Address: KR Gyeonggi-Do
  • Assignee: Samsung Electronics Co., Ltd.
  • Current Assignee: Samsung Electronics Co., Ltd.
  • Current Assignee Address: KR Gyeonggi-Do
  • Agency: Harness, Dickey & Pierce, P.L.C.
  • Priority: KR10-2006-0005953 20060119
  • Main IPC: G11C7/00
  • IPC: G11C7/00
Semiconductor memory devices and systems including data output circuits to output stored data during first output mode and output programmed data pattern during second output mode
Abstract:
According to example embodiments, a semiconductor memory device includes a memory cell array, a multi-purpose register, a data output circuit, and a mode register. The memory cell array is configured to store data. The multi-purpose register is configured to store a data pattern. The data output circuit is configured to output the stored data during a first output mode and output the stored data pattern during a second output mode. The mode register is configured to set the first or second output mode according to a logic level of a portion of a content of the mode register.
Public/Granted literature
Information query
Patent Agency Ranking
0/0