Invention Grant
US08626460B2 Secure test-for-yield chip diagnostics management system and method 有权
安全的测试成果芯片诊断管理系统和方法

Secure test-for-yield chip diagnostics management system and method
Abstract:
A chip diagnostics management system includes secure design information that define production features of integrated circuit devices and are accessible according to selected levels of access privilege. A database of device defect information includes information of defects of devices produced according to the production features of the design information and associated wafers, production lots, and dies in or with which the devices were produced. A diagnostic manager correlates device defect information from plural wafers with the design information to identify a device location with a probability of being associated with the device defect information. A diagnostic manager viewer indicates the device location together with an amount of design information correlated the level of access privilege assigned to a selected user.
Information query
Patent Agency Ranking
0/0