Invention Grant
US08627019B2 Method and device of controlling memory area of multi-port memory device in memory link architecture 有权
在存储器链路架构中控制多端口存储器件的存储区域的方法和装置

Method and device of controlling memory area of multi-port memory device in memory link architecture
Abstract:
A memory area managing method of a multi-port memory device in a memory link architecture which includes a multi-port memory device, a memory controller, and a flash memory, the method including performing a data processing step in which data stored in a host CPU area of the multi-port memory device is processed by a host CPU connected with the multi-port memory device, the processed data being stored in a shared area; performing a file data generating step in which file data on the processed data stored in the shared area is generated according to a write command of the host CPU, the file data being stored in a memory controller area of the multi-port memory device; and performing a file data storing step in which the file data is read out from the memory controller area and the read file data is sent to the flash memory.
Information query
Patent Agency Ranking
0/0