Invention Grant
US08643109B2 Isolation region fabrication for replacement gate processing 有权
用于替换门处理的隔离区域制造

Isolation region fabrication for replacement gate processing
Abstract:
A semiconductor structure includes a silicon-on-insulator (SOI) substrate, the SOI substrate comprising a bottom silicon layer, a buried oxide (BOX) layer, and a top silicon layer; a plurality of active devices formed on the top silicon layer; and an isolation region located between two of the active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region, and wherein the isolation region extends through the top silicon layer to the BOX layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0