Invention Grant
US08644782B2 Agile clocking with receiver PLL management 有权
具有接收机PLL管理的敏捷时钟

Agile clocking with receiver PLL management
Abstract:
A method and apparatus for changing a frequency of a clock signal to avoid interference is disclosed. In one embodiment, data conveyed on a first interface is synchronized to a clock signal at a first frequency. Signals are conveyed on a second interface at another frequency. Responsive to a change of the frequency at which signals are conveyed on a second interface, a clock control unit associated with the first interface initiates a change of the clock signal to a second frequency. The second frequency may be chosen as to not cause interference with the frequency at which signals are conveyed on the second interface. The change of the clock frequency may be performed in such a manner as to prevent spurious activity on the clock line of the interface.
Public/Granted literature
Information query
Patent Agency Ranking
0/0