For one disclosed embodiment, a plurality of processor cores of a multicore processor may be operated at variable performance levels. One processor core may operate at a performance level different than a performance level at which another processor core may operate. Performance levels of multiple processor cores may be identified. Power consumption of the plurality of processor cores may be controlled based at least in part on the identified performance levels. Other embodiments are also disclosed.