Invention Grant
US08656141B1 Architecture and programming in a parallel processing environment with switch-interconnected processors
有权
在具有交换机互连处理器的并行处理环境中的架构和编程
- Patent Title: Architecture and programming in a parallel processing environment with switch-interconnected processors
- Patent Title (中): 在具有交换机互连处理器的并行处理环境中的架构和编程
-
Application No.: US11302956Application Date: 2005-12-13
-
Publication No.: US08656141B1Publication Date: 2014-02-18
- Inventor: Anant Agarwal
- Applicant: Anant Agarwal
- Applicant Address: US MA Cambridge
- Assignee: Massachusetts Institute of Technology
- Current Assignee: Massachusetts Institute of Technology
- Current Assignee Address: US MA Cambridge
- Agency: Fish & Richardson P.C.
- Main IPC: G06F15/00
- IPC: G06F15/00
Abstract:
An integrated circuit includes a plurality of tiles. Each tile includes a pipelined processor configured to process multiple streams of instructions for the processor; and a switch including switching circuitry to forward data over data paths from other tiles to one or more pipeline stages of the processor and to switches of other tiles. At least some of the data is forwarded based on one or more streams of instructions for the switch.
Information query
