Invention Grant
US08656238B2 Flip-flop circuit and scan flip-flop circuit 有权
触发电路和扫描触发器电路

Flip-flop circuit and scan flip-flop circuit
Abstract:
A scan flip-flop circuit includes a pulse generator, a dynamic input unit and a latch output unit. The pulse generator generates a pulse signal which is enabled in synchronization with a rising edge of a clock signal in a normal mode, and is selectively enabled in synchronization with the rising edge of the clock signal in response to a logic level of a scan input signal in a scan mode. The dynamic input unit precharges a first node to a power supply voltage in a first phase of the clock signal, selectively discharges the first node in the normal mode, and discharges the first node in the scan mode. The latch output unit latches an internal signal provided from the first node to provide an output data, and determines whether the output data is toggled based on the clock signal and a previous state of the output data.
Public/Granted literature
Information query
Patent Agency Ranking
0/0