Invention Grant
US08660234B2 RAM based implementation for scalable, reliable high speed event counters 失效
基于RAM的实现可扩展,可靠的高速事件计数器

RAM based implementation for scalable, reliable high speed event counters
Abstract:
There is broadly contemplated herein an arrangement whereby each event source feeds a small dedicated “pre-counter” while an actual count is kept in a 64-bit wide RAM. Such an implementation preferably may involve a state machine that simply sweeps through the pre-counters, in a predetermined fixed order. Preferably, the state machine will access each pre-counter, add the value from the pre-counter to a corresponding RAM location, and then clear the pre-counter. Accordingly, the pre-counters merely have to be wide enough such that even at a maximal event rate, the pre-counter will not be able to wrap (i.e., reach capacity or overflow) before the “sweeper” state machine accesses the pre-counter.
Information query
Patent Agency Ranking
0/0