Invention Grant
US08664014B2 High productivity combinatorial workflow for photoresist strip applications 失效
用于光刻胶剥离应用的高生产率组合工作流程

High productivity combinatorial workflow for photoresist strip applications
Abstract:
Electrical testing of metal oxide semiconductor (MOS) high-k capacitor structures is used to evaluate photoresist strip or cleaning chemicals using a combinatorial workflow. The electrical testing can be able to identify the damages on the high-k dielectrics, permitting a selection of photoresist strip chemicals to optimize the process conditions in the fabrication of semiconductor devices. The high productivity combinatorial technique can provide a compatibility evaluation of photoresist strip chemicals with high-k devices.
Information query
Patent Agency Ranking
0/0