Invention Grant
- Patent Title: Semiconductor device manufacturing method
- Patent Title (中): 半导体器件制造方法
-
Application No.: US13593063Application Date: 2012-08-23
-
Publication No.: US08664120B2Publication Date: 2014-03-04
- Inventor: Shinya Watanabe
- Applicant: Shinya Watanabe
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Finnegan, Henderson, Farabow, Garrett & Dunner, LLP
- Priority: JP2007-147108 20070601
- Main IPC: H01L21/311
- IPC: H01L21/311

Abstract:
In a semiconductor device manufacturing method, on a film to be processed, a mask material film is formed which has pattern openings for a plurality of contact patterns and connection openings for connecting adjacent pattern openings in such a manner that the connection between them is constricted in the middle. Then, a sidewall film is formed on the sidewalls of the individual openings in the mask material film, thereby not only making the diameter of the pattern openings smaller but also separating adjacent pattern openings. Then, the film to be processed is selectively etched with the mask material film and sidewall film as a mask, thereby making contact holes.
Public/Granted literature
- US20120315766A1 SEMICONDUCTOR DEVICE MANUFACTURING METHOD Public/Granted day:2012-12-13
Information query
IPC分类: