Invention Grant
US08667231B2 Transactional memory system with efficient cache support 有权
具有高效缓存支持的事务性内存系统

Transactional memory system with efficient cache support
Abstract:
A computer implemented method for use by a transaction program for managing memory access to a shared memory location for transaction data of a first thread, the shared memory location being accessible by the first thread and a second thread. A string of instructions to complete a transaction of the first thread are executed, beginning with one instruction of the string of instructions. It is determined whether the one instruction is part of an active atomic instruction group (AIG) of instructions associated with the transaction of the first thread. A cache structure and a transaction table which together provide for entries in an active mode for the AIG are located if the one instruction is part of an active AIG. The next instruction is executed under a normal execution mode in response to determining that the one instruction is not part of an active AIG.
Public/Granted literature
Information query
Patent Agency Ranking
0/0