Invention Grant
- Patent Title: System for optimizing number of dies produced on a wafer
- Patent Title (中): 用于优化在晶片上生产的模具数量的系统
-
Application No.: US13723207Application Date: 2012-12-21
-
Publication No.: US08671381B1Publication Date: 2014-03-11
- Inventor: Peidong Wang , Zhijun Chen , Zhihong Cheng , Li Ying
- Applicant: Peidong Wang , Zhijun Chen , Zhihong Cheng , Li Ying
- Applicant Address: US TX Austin
- Assignee: Freescale Semiconductor, Inc.
- Current Assignee: Freescale Semiconductor, Inc.
- Current Assignee Address: US TX Austin
- Agent Charles Bergere
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
A system for optimizing the number of dies that can be fabricated on a wafer uses a die number optimization (DNO) routine to determine a maximum number of dies for a target die area (TDA), and generate an initial result list of die shapes that have the maximum number of dies for the TDA. Optionally, a die size optimization (DSO) routine can be executed to determine a list of die shapes having a maximum die area corresponding to the maximum number of dies, a first list of optimized die shapes having a maximum area utilization (AU) for a decreased TDA, and/or a second list of optimized die shapes having a minimum AU for an increased TDA. A candidate list (CL) of the various die shapes can be generated, and entries from the CL automatically selected and/or displayed to indicate proposed wafer layouts.
Public/Granted literature
- US20140096103A1 SYSTEM FOR OPTIMIZING NUMBER OF DIES PRODUCED ON A WAFER Public/Granted day:2014-04-03
Information query