Invention Grant
US08677100B2 Serial memory interface for extended address space 有权
用于扩展地址空间的串行存储器接口

Serial memory interface for extended address space
Abstract:
An integrated circuit memory device has a memory array and control logic with at least a first addressing mode in which the instruction includes a first instruction code and an address of a first length; and a second addressing mode in which the instruction includes the first instruction code and an address of a second length. The first length of the address is different from the second length of the address.
Public/Granted literature
Information query
Patent Agency Ranking
0/0