Invention Grant
US08677180B2 Switch failover control in a multiprocessor computer system 有权
在多处理器计算机系统中切换故障转移控制

Switch failover control in a multiprocessor computer system
Abstract:
A system and a method for failover control comprising: maintaining a primary device table entry (DTE) in a first table activated for a first adapter in communication with a first processor node having a first root complex via a first switch assembly and maintaining a secondary DTE in standby for a second adapter in communication with a second processor node having a second root complex via a second switch assembly; maintaining a primary DTE in a second table activated for the second adapter and maintaining a secondary DTE in standby for the first adapter; and upon a failover, updating the secondary DTE in the first table as an active entry for the second adapter and forming a path to enable traffic to route from the second adapter through the second switch assembly over to the first switch assembly and up to the first root complex of the first processor node.
Public/Granted literature
Information query
Patent Agency Ranking
0/0