Invention Grant
US08677306B1 Microcontroller controlled or direct mode controlled network-fabric on a structured ASIC 有权
微控制器控制或直接模式控制的网络结构在结构化ASIC上

Microcontroller controlled or direct mode controlled network-fabric on a structured ASIC
Abstract:
A network-fabric used for testing with an external or internal tester is shown for a Structured ASIC. In one embodiment, the Structured ASIC uses a microprocessor, network-aware IO routing fabric comprising network agents in a scalable novel configuration, with the network-aware IO having a plurality of blocks connected in series in a plurality of paths in the fabric leading to and from the microprocessor and memory and/or logic, the blocks acting as intelligent network agents under processor control to determine what state they can assume, whether to pass a data signal or not along these paths, comprising open loops and closed loops running to and from the microprocessor and memory and/or logic, primarily for testing and determining the state of the memory and logic. In another embodiment a JTAG controller may receive JTAG test commands from an external testing apparatus and set up to communicate along the fabric.
Information query
Patent Agency Ranking
0/0