Invention Grant
- Patent Title: Apparatus for stacking integrated circuits
- Patent Title (中): 用于堆叠集成电路的装置
-
Application No.: US13720849Application Date: 2012-12-19
-
Publication No.: US08686572B2Publication Date: 2014-04-01
- Inventor: Mark Moshayedi
- Applicant: Stec, Inc.
- Applicant Address: US CA Santa Ana
- Assignee: STEC, Inc.
- Current Assignee: STEC, Inc.
- Current Assignee Address: US CA Santa Ana
- Agency: McDermott Will & Emery LLP
- Main IPC: H01L21/40
- IPC: H01L21/40 ; H05K7/00

Abstract:
A multi-chip stack module provides increased circuit density for a given surface chip footprint. Support structures are alternated with standard surface mount type chips to form a stack wherein the support structures electrically interconnect the chips. One aspect is a structure and method for interconnecting a plurality of generally planar chips in a vertical stack such that signals, which are common to the chips, are connected in the stack and signals, which are accessed individually, are separated within the stack.
Public/Granted literature
- US20130107468A1 APPARATUS AND METHOD FOR STACKING INTEGRATED CIRCUITS Public/Granted day:2013-05-02
Information query
IPC分类: