Invention Grant
US08687411B2 Memory device, semiconductor device, and detecting method for defective memory cell in memory device 失效
存储器件,半导体器件和存储器件中的缺陷存储器单元的检测方法

Memory device, semiconductor device, and detecting method for defective memory cell in memory device
Abstract:
To provide a memory device which can perform verification operation for detecting a memory cell whose data holding time is shorter than a predetermined length, accurately in a short time. Each memory cell includes at least a first capacitor, a second capacitor, and a transistor which functions as a switching element for controlling supply, storage, and release of charge in the first capacitor and the second capacitor. The capacitance of the first capacitor is thousand or more times the capacitance of the second capacitor, preferably ten thousand or more times the capacitance of the second capacitor. In normal operation, charge is stored using the first capacitor and the second capacitor. In performing verification operation for detecting a memory cell whose data holding time is shorter than a predetermined length, charge is stored using the second capacitor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0