Invention Grant
US08687440B2 Semiconductor memory device 有权
半导体存储器件

Semiconductor memory device
Abstract:
At a succeeding stage of a sense amplifier, a first data latch is provided which has the same bit number as the page length and is controlled to invariably hold the same data as that of the sense amplifier. When a column address strobe (CAS) access begins, data is transferred from the first data latch to an error checking and correcting circuit, and error correction and parity generation are performed in a pipeline process. As a result, the CAS access time and the CAS cycle time are reduced.
Public/Granted literature
Information query
Patent Agency Ranking
0/0