Invention Grant
US08697521B2 Structure and method for making low leakage and low mismatch NMOSFET 失效
低泄漏和低失配NMOSFET的结构和方法

Structure and method for making low leakage and low mismatch NMOSFET
Abstract:
An improved SRAM and fabrication method are disclosed. The method comprises use of a nitride layer to encapsulate PFETs and logic NFETs, protecting the gates of those devices from oxygen exposure. NFETs that are used in the SRAM cells are exposed to oxygen during the anneal process, which alters the effective work function of the gate metal, such that the threshold voltage is increased, without the need for increasing the dopant concentration, which can adversely affect issues such as mismatch due to random dopant fluctuation, GIDL and junction leakage.
Information query
Patent Agency Ranking
0/0