A circuit configuration for detecting an error occurring in a converter, that is designed for integrating an analog useful signal and a digital useful signal of the converter and checking in each instance, when the integrated analog useful signal reaches a specific threshold value, and when the integrated digital useful signal reaches a specific threshold value, the circuit configuration for the converter detecting an error if the threshold values are not reached within a defined time window.