Invention Grant
- Patent Title: Multivoltage clock synchronization
- Patent Title (中): 多电平时钟同步
-
Application No.: US13019950Application Date: 2011-02-02
-
Publication No.: US08698538B2Publication Date: 2014-04-15
- Inventor: Pedro Miguel Ferreira de Figueiredo
- Applicant: Pedro Miguel Ferreira de Figueiredo
- Applicant Address: US CA Mountain View
- Assignee: Synopsys, Inc
- Current Assignee: Synopsys, Inc
- Current Assignee Address: US CA Mountain View
- Agency: Fenwick & West LLP
- Main IPC: G06F1/04
- IPC: G06F1/04

Abstract:
A level converter circuit is disclosed. The level converter circuit includes a first level converter that generates a first output signal, and a second level converter that generates a second output signal. The level converter circuit further includes an edge selector coupled to the first level converter and the second level converter that selects a rising edge of either the first output signal or the second output signal, and selects a falling edge of either the first output signal or the second output signal to generate an optimized output signal.
Public/Granted literature
- US20120194255A1 MULTIVOLTAGE CLOCK SYNCHRONIZATION Public/Granted day:2012-08-02
Information query