Invention Grant
US08700971B2 Parallel residue arithmetic operation unit and parallel residue arithmetic operating method 有权
并行残差算术运算单元和并行残差运算法

  • Patent Title: Parallel residue arithmetic operation unit and parallel residue arithmetic operating method
  • Patent Title (中): 并行残差算术运算单元和并行残差运算法
  • Application No.: US12377772
    Application Date: 2007-08-21
  • Publication No.: US08700971B2
    Publication Date: 2014-04-15
  • Inventor: Hiroyuki Motozuka
  • Applicant: Hiroyuki Motozuka
  • Applicant Address: JP Osaka
  • Assignee: Panasonic Corporation
  • Current Assignee: Panasonic Corporation
  • Current Assignee Address: JP Osaka
  • Agency: Greenblum & Bernstein, P.L.C.
  • Priority: JP2006-225934 20060822
  • International Application: PCT/JP2007/066156 WO 20070821
  • International Announcement: WO2008/023684 WO 20080228
  • Main IPC: H03M13/00
  • IPC: H03M13/00
Parallel residue arithmetic operation unit and parallel residue arithmetic operating method
Abstract:
A parallel residue arithmetic operation unit is provided to reduce processing delay, and to make an additional multiplier or a residue arithmetic circuit unnecessary, so that a circuit can become small in size. In the parallel residue arithmetic operation unit, a parallel CRC calculation circuit includes input terminals to which input data are divided into a plurality of sub-blocks and the sub-blocks are input in parallel, an initial value generating unit for generating a part CRC corresponding to the forefront of each sub-block as an initial value, a part CRC generating unit for receiving the part CRC corresponding to the forefront of each sub-block as the initial value and sequentially generating a residue part CRC in accordance with a recurrent equation, AND units for calculating logical multiplications of part CRC values, and a cumulative adding unit for cumulatively adding values output from the AND units.
Information query
Patent Agency Ranking
0/0