Invention Grant
US08704144B2 Dual speed readout integrated circuit for high spatial and temporal resolution applications 有权
双速读出集成电路,用于高空间和时间分辨率应用

Dual speed readout integrated circuit for high spatial and temporal resolution applications
Abstract:
A dual speed Read-Out Integrated Circuit employs a native pixel array with associated high resolution integration circuits for each pixel and a superpixel array created within the native pixel array by combination of native pixels for charge sharing integration in reduced resolution integration circuits simultaneously with the integration of the high resolution integration circuits. Switching control for readout of the high resolution integration circuits is accomplished at a first frame rate and switching control for readout of the reduced resolution integration circuits is accomplished at a second higher frame rate.
Information query
Patent Agency Ranking
0/0