Invention Grant
- Patent Title: Semiconductor device manufacturing method
- Patent Title (中): 半导体器件制造方法
-
Application No.: US13580962Application Date: 2012-06-12
-
Publication No.: US08716090B2Publication Date: 2014-05-06
- Inventor: Changliang Qin , Huaxiang Yin
- Applicant: Changliang Qin , Huaxiang Yin
- Applicant Address: CN Beijing
- Assignee: The Institute of Microelectronics Chinese Academy of Science
- Current Assignee: The Institute of Microelectronics Chinese Academy of Science
- Current Assignee Address: CN Beijing
- Agency: Treasure IP Group, LLC
- Priority: CN201210168214 20120525
- International Application: PCT/CN2012/000803 WO 20120612
- International Announcement: WO2013/173944 WO 20131128
- Main IPC: H01L21/336
- IPC: H01L21/336

Abstract:
The present invention provides a manufacturing method for a semiconductor device having epitaxial source/drain regions, in which a diffusion barrier layer of the source/drain regions made of epitaxial silicon-carbon or germanium silicon-carbon are added on the basis of epitaxially growing germanium-silicon of the source/drain regions in the prior art process, and the introduction of the diffusion barrier layer of the source/drain regions prevents diffusion of the dopant in the source/drain regions, thus mitigating the SCE and DIBL effect. The use of the diffusion barrier layer for the source/drain regions can also reduce the dosage of HALO implantation in the subsequent step, thus if HALO is performed before epitaxial growth of the source/drain regions, impact on the surfaces of the source/drain regions can be alleviated; if HALO is performed after epitaxial growth of the source/drain regions, the stress release effect of the epitaxial layer of the source drain/regions caused by the implantation can be reduced as much as possible.
Public/Granted literature
- US20130316509A1 Semiconductor Device Manufacturing Method Public/Granted day:2013-11-28
Information query
IPC分类: