Invention Grant
US08717062B2 Programmable logic device with a self-power down mechanism 有权
具有自省电机制的可编程逻辑器件

Programmable logic device with a self-power down mechanism
Abstract:
Apparatuses for reducing power consumption in a programmable logic device (PLD) with a self power down mechanism are disclosed. Methods and a machine readable medium for restoring a prior known state are provided. The prior known state is stored in a memory module before the PLD is powered down and the same state is restored from the memory module when the PLD is powered up. The memory module may be an internal or an external non-volatile or volatile memory source. One sector of the memory may be used to store the previous known state. The memory sector can be partitioned into different sections. One section may be used as a header section associated with a data storage section. Partitioning the memory sector into different sections and utilizing multiple addresses from each section ensure less read and write cycles during the powering down and the powering up of the PLD.
Public/Granted literature
Information query
Patent Agency Ranking
0/0