Invention Grant
US08717798B2 Layout for semiconductor memories 有权
半导体存储器布局

Layout for semiconductor memories
Abstract:
A semiconductor memory includes a first conductive layer including a first pair of bit lines coupled to a first bit cell and a second conductive layer including a second pair of bit lines coupled to the first bit cell. The first and second conductive layers are vertically separated from each other.
Public/Granted literature
Information query
Patent Agency Ranking
0/0