Invention Grant
US08719548B2 Method and system for efficient emulation of multiprocessor address translation on a multiprocessor 有权
多处理器上多处理器地址转换的高效仿真方法和系统

Method and system for efficient emulation of multiprocessor address translation on a multiprocessor
Abstract:
A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a “miss” in the LLT is determined and, with the miss determined in the LLT, a lock for a global page table is obtained.
Information query
Patent Agency Ranking
0/0