Invention Grant
US08719648B2 Interleaving of memory repair data compression and fuse programming operations in single fusebay architecture 失效
在单个保险丝架构中交织内存修复数据压缩和保险丝编程操作

Interleaving of memory repair data compression and fuse programming operations in single fusebay architecture
Abstract:
An approach for interleaving memory repair data compression and fuse programming operations in a single fusebay architecture is described. In one embodiment, the single fusebay architecture includes a multiple of pages that are used with a partitioning and interleaving approach to handling memory repair data compression and fuse programming operations. In particular, for each page in the single fusebay architecture, a memory repair data compression operation is performed on memory repair data followed by a fuse programming operation performed on the compressed memory repair data.
Information query
Patent Agency Ranking
0/0