Invention Grant
US08719749B2 Timer match dithering 有权
定时器匹配抖动

Timer match dithering
Abstract:
A counter/timer circuit and a method of operating the counter/timer circuit are described. In one embodiment, a method of operating a counter/timer circuit involves determining a match condition by comparing a count value of the counter/timer circuit with a value stored in a match register of the counter/timer circuit and delaying an assertion of the match condition based on a value programmed in a match companion register of the counter/timer circuit. The match companion register is associated with the match register. Other embodiments are also described.
Public/Granted literature
Information query
Patent Agency Ranking
0/0