Invention Grant
US08723262B2 SOI FinFET with recessed merged fins and liner for enhanced stress coupling
有权
SOI FinFET具有凹入的合并翅片和衬垫,用于增强应力耦合
- Patent Title: SOI FinFET with recessed merged fins and liner for enhanced stress coupling
- Patent Title (中): SOI FinFET具有凹入的合并翅片和衬垫,用于增强应力耦合
-
Application No.: US13606893Application Date: 2012-09-07
-
Publication No.: US08723262B2Publication Date: 2014-05-13
- Inventor: Veeraraghavan S. Basker , Huiming Bu , Effendi Leobandung , Theodorus E. Standaert , Tenko Yamashita , Chun-Chen Yeh
- Applicant: Veeraraghavan S. Basker , Huiming Bu , Effendi Leobandung , Theodorus E. Standaert , Tenko Yamashita , Chun-Chen Yeh
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Cantor Colburn LLP
- Agent Vazken Alexanian
- Main IPC: H01L27/01
- IPC: H01L27/01 ; H01L27/12 ; H01L31/0392

Abstract:
FinFETS and methods for making FinFETs with a recessed stress liner. A method includes providing an SOI substrate with fins, forming a gate over the fins, forming an off-set spacer on the gate, epitaxially growing a film to merge the fins, depositing a dummy spacer around the gate, and recessing the merged epi film. Silicide is then formed on the recessed merged epi film followed by deposition of a stress liner film over the FinFET. By using a recessed merged epi process, a MOSFET with a vertical silicide (i.e. perpendicular to the substrate) can be formed. The perpendicular silicide improves spreading resistance.
Public/Granted literature
- US20130154005A1 SOI FINFET WITH RECESSED MERGED FINS AND LINER FOR ENHANCED STRESS COUPLING Public/Granted day:2013-06-20
Information query
IPC分类: