Invention Grant
US08726104B2 Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages 有权
非易失性存储器和使用多页的组合验证加速写入后读取的方法

Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages
Abstract:
A post-write read operation, using a combined verification of multiple pages of data, is presented. In a simultaneous verification of multiple pages in a block, the controller evaluates a combined function of the multiple pages, instead of evaluating each page separately. In one exemplary embodiment, the combined function is formed by XORing the pages together. Such a combined verification of multiple pages based on the read data can significantly reduce the controller involvement, lowering the required bus and ECC bandwidth for a post-write read and hence allow efficient post-write reads when the number of dies is large.
Information query
Patent Agency Ranking
0/0