Invention Grant
US08736330B2 Data output circuit and data output method thereof 有权
数据输出电路及其数据输出方法

  • Patent Title: Data output circuit and data output method thereof
  • Patent Title (中): 数据输出电路及其数据输出方法
  • Application No.: US13938868
    Application Date: 2013-07-10
  • Publication No.: US08736330B2
    Publication Date: 2014-05-27
  • Inventor: Jun-Il Chung
  • Applicant: SK hynix Inc.
  • Applicant Address: KR Gyeonggi-do
  • Assignee: SK Hynix Inc.
  • Current Assignee: SK Hynix Inc.
  • Current Assignee Address: KR Gyeonggi-do
  • Agency: IP & T Group LLP
  • Priority: KR10-2010-0017980 20100226
  • Main IPC: H03K3/017
  • IPC: H03K3/017
Data output circuit and data output method thereof
Abstract:
A data output circuit and a data output method thereof are provided. The data output circuit includes a delay locked loop, a duty ratio correction block, and an output unit. The delay locked loop corrects a duty ratio of a first internal clock. The delay locked loop includes a correction enable signal output unit configured to output a correction enable signal when the operation of correcting the duty ratio of the first internal clock is completed. The duty ratio correction block corrects the duty ratio of the first internal clock by using a duty ratio detection signal in response to the correction enable signal, and outputs the corrected first internal clock as an output clock. The output unit detects a duty ratio of the output clock, generates the duty ratio detection signal to the duty ratio correction block, and outputs a data strobe signal in response to the output clock.
Public/Granted literature
Information query
Patent Agency Ranking
0/0