Invention Grant
US08741725B2 Butted SOI junction isolation structures and devices and method of fabrication
有权
对接SOI结隔离结构和器件及其制造方法
- Patent Title: Butted SOI junction isolation structures and devices and method of fabrication
- Patent Title (中): 对接SOI结隔离结构和器件及其制造方法
-
Application No.: US12943084Application Date: 2010-11-10
-
Publication No.: US08741725B2Publication Date: 2014-06-03
- Inventor: Jeffrey B. Johnson , Shreesh Narasimha , Hasan M. Nayfeh , Viorel Ontalus , Robert R. Robison
- Applicant: Jeffrey B. Johnson , Shreesh Narasimha , Hasan M. Nayfeh , Viorel Ontalus , Robert R. Robison
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Schmeiser, Olsen & Watts
- Agent Richard Kotulak
- Main IPC: H01L29/06
- IPC: H01L29/06

Abstract:
A structure, a FET, a method of making the structure and of making the FET. The structure including: a silicon layer on a buried oxide (BOX) layer of a silicon-on-insulator substrate; a trench in the silicon layer extending from a top surface of the silicon layer into the silicon layer, the trench not extending to the BOX layer, a doped region in the silicon layer between and abutting the BOX layer and a bottom of the trench, the first doped region doped to a first dopant concentration; a first epitaxial layer, doped to a second dopant concentration, in a bottom of the trench; a second epitaxial layer, doped to a third dopant concentration, on the first epitaxial layer in the trench; and wherein the third dopant concentration is greater than the first and second dopant concentrations and the first dopant concentration is greater than the second dopant concentration.
Public/Granted literature
- US20120112280A1 BUTTED SOI JUNCTION ISOLATION STRUCTURES AND DEVICES AND METHOD OF FABRICATION Public/Granted day:2012-05-10
Information query
IPC分类: