Invention Grant
US08742591B2 Semiconductor device and method of forming insulating layer in notches around conductive TSV for stress relief
有权
在导电TSV周围形成绝缘层的半导体器件和方法,用于应力消除
- Patent Title: Semiconductor device and method of forming insulating layer in notches around conductive TSV for stress relief
- Patent Title (中): 在导电TSV周围形成绝缘层的半导体器件和方法,用于应力消除
-
Application No.: US13333395Application Date: 2011-12-21
-
Publication No.: US08742591B2Publication Date: 2014-06-03
- Inventor: Won Kyoung Choi , Chang Bum Yong , Jae Hun Ku
- Applicant: Won Kyoung Choi , Chang Bum Yong , Jae Hun Ku
- Applicant Address: SG Singapore
- Assignee: STATS ChipPAC, Ltd.
- Current Assignee: STATS ChipPAC, Ltd.
- Current Assignee Address: SG Singapore
- Agency: Patent Law Group: Atkins & Associates, P.C.
- Agent Robert D. Atkins
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L21/44

Abstract:
A semiconductor device has a plurality of conductive vias formed into a semiconductor wafer. A portion of the semiconductor wafer is removed so the conductive vias extend above a surface of the semiconductor wafer. A notch is formed in the semiconductor wafer around each of the conductive vias. The notch around the conductive vias can be formed by wet etching, dry etching, or LDA. A first insulating layer is formed over a surface of the semiconductor wafer and conductive vias and into the notch to provide stress relief between the conductive vias and semiconductor wafer. A portion of the first insulating layer is removed to expose the conductive vias. A first conductive layer and second insulating layer can be formed around the conductive vias. A second conductive layer can be formed over the conductive vias. The notch can extend into the second insulating layer.
Public/Granted literature
Information query
IPC分类: