Invention Grant
- Patent Title: Semiconductor memory device for stably reading and writing data
- Patent Title (中): 用于稳定读取和写入数据的半导体存储器件
-
Application No.: US13325945Application Date: 2011-12-14
-
Publication No.: US08743645B2Publication Date: 2014-06-03
- Inventor: Koji Nii , Shigeki Ohbayashi , Yasumasa Tsukamoto , Makoto Yabuuchi
- Applicant: Koji Nii , Shigeki Ohbayashi , Yasumasa Tsukamoto , Makoto Yabuuchi
- Applicant Address: JP Tokyo
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Tokyo
- Agency: Buchanan Ingersoll & Rooney PC
- Priority: JP2005-224258 20050802; JP2006-143014 20060523
- Main IPC: G11C5/14
- IPC: G11C5/14

Abstract:
In a semiconductor memory device, static memory cells are arranged in rows and columns, word lines correspond to respective memory cell rows, and word line drivers drive correspond to word lines. Cell power supply lines correspond to respective memory cell columns and are coupled to cell power supply nodes of a memory cell in a corresponding column. Down power supply lines are arranged corresponding to respective memory cell columns, maintained at ground voltage in data reading and rendered electrically floating in data writing. Write assist elements are arranged corresponding to the cell power supply lines, and according to a write column instruction signal for stopping supply of a cell power supply voltage to the cell power supply line in a selected column, and for coupling the cell power supply line arranged corresponding to the selected column at least to the down power supply line on the corresponding column.
Public/Granted literature
- US20120087198A1 SEMICONDUCTOR MEMORY DEVICE WITH ADJUSTABLE SELECTED WORK LINE POTENTIAL UNDER LOW VOLTAGE CONDITION Public/Granted day:2012-04-12
Information query