Invention Grant
US08745556B2 Layout method and system for multi-patterning integrated circuits 有权
多图案集成电路的布局方法和系统

Layout method and system for multi-patterning integrated circuits
Abstract:
A method identifies, as an independent node, any node representing a circuit pattern in any odd loop of a layout of a region of a layer of an IC that is not included in any other odd loop of the layout. The layer is to have a plurality of circuit patterns to be patterned using at least three photomasks. The method identifies, as a safe independent node, any independent node not closer than a threshold distance from any other independent nodes in another odd loop of the layout. The layout is modified, if the circuit patterns in the layout include any odd loop without any safe independent node, so that that after the modifying, each odd loop has at least one safe independent node.
Public/Granted literature
Information query
Patent Agency Ranking
0/0