Invention Grant
US08751987B2 Method of resistor matching in analog integrated circuit layout 有权
模拟集成电路布局中电阻匹配的方法

Method of resistor matching in analog integrated circuit layout
Abstract:
A method of resistor matching in analog integrated circuit layout is disclosed. Shapes of mismatching resistor blocks are analyzed to obtain geometrical information for deforming the mismatching resistor blocks. The mismatching resistor blocks are deformed into centrosymmetrical blocks according to the obtained geometrical information, each mismatching resistor block being decomposed to a plurality of unit-resistors. The unit-resistors are placed into matching resistor blocks to return a resulting layout with improved matching quality by reducing centroid offset between a centroid of the unit-resistors and a centroid of the matching resistor block.
Public/Granted literature
Information query
Patent Agency Ranking
0/0