Invention Grant
- Patent Title: Exposure mask and method for manufacturing same and method for manufacturing semiconductor device
- Patent Title (中): 曝光掩模及其制造方法以及制造半导体器件的方法
-
Application No.: US12727652Application Date: 2010-03-19
-
Publication No.: US08765328B2Publication Date: 2014-07-01
- Inventor: Tomotaka Higaki
- Applicant: Tomotaka Higaki
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P.
- Priority: JP2009-131463 20090529
- Main IPC: G03F1/36
- IPC: G03F1/36

Abstract:
An exposure mask used to transfer a pattern defined by exposure onto a wafer, includes: a substrate; a pattern formation region provided on the substrate, and having pattern elements formed therein, the pattern elements having a size not smaller than a resolution limit after being transferred onto the wafer; and a sub-pattern formation region provided on the substrate and having sub-pattern elements formed therein. The sub-pattern element has a size smaller than the resolution limit after being transferred onto the wafer, and the sub-pattern formation region is spaced from the pattern formation region by a distance having no optical proximity effect on the pattern.
Public/Granted literature
- US20100304281A1 EXPOSURE MASK AND METHOD FOR MANUFACTURING SAME AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE Public/Granted day:2010-12-02
Information query