Invention Grant
- Patent Title: Optimization of critical dimensions and pitch of patterned features in and above a substrate
- Patent Title (中): 优化衬底中和图案上的图案特征的临界尺寸和间距
-
Application No.: US13613956Application Date: 2012-09-13
-
Publication No.: US08766332B2Publication Date: 2014-07-01
- Inventor: James M. Cleeves , Roy E. Scheuerlein
- Applicant: James M. Cleeves , Roy E. Scheuerlein
- Applicant Address: US CA Milpitas
- Assignee: SanDisk 3D LLC
- Current Assignee: SanDisk 3D LLC
- Current Assignee Address: US CA Milpitas
- Agency: Dugan & Dugan, PC
- Main IPC: H01L29/80
- IPC: H01L29/80

Abstract:
A die is formed with different and optimized critical dimensions in different device levels and areas of those device levels using photolithography and etch techniques. One aspect of the invention provides for a memory array formed above a substrate, with driver circuitry formed in the substrate. A level of the memory array consists of, for example, parallel rails and a fan-out region. It is desirable to maximize density of the rails and minimize cost of lithography for the entire memory array. This can be achieved by forming the rails at a tighter pitch than the CMOS circuitry beneath it, allowing cheaper lithography tools to be used when forming the CMOS, and similarly by optimizing lithography and etch techniques for a device level to produce a tight pitch in the rails, and a more relaxed pitch in the less-critical fan-out region.
Public/Granted literature
- US20130009230A1 OPTIMIZATION OF CRITICAL DIMENSIONS AND PITCH OF PATTERNED FEATURES IN AND ABOVE A SUBSTRATE Public/Granted day:2013-01-10
Information query
IPC分类: