Invention Grant
US08766839B2 Reducing the effect of elements mismatch in a SAR ADC 有权
降低SAR ADC中元件失配的影响

Reducing the effect of elements mismatch in a SAR ADC
Abstract:
An intermediate set of bits of a SAR ADC are converted into first intermediate analog value and a second intermediate analog value respectively from a first set of representative capacitor and a second set of representative capacitor. A capacitor in the first set and second set are selected as not same. A SAR ADC output code is generated from the first intermediate analog value and the second intermediate analog value. The resolution of a N bit SAR ADC can be enhanced by generating more than one N bits digital codes correspondingly operating the N Bit SARADC with more than on transfer functions. Each transfer function is selected such that they are offset by a fraction of LSB value. The more than one N bits digital codes are then added to form P bits digital code such that P is greater than N due to addition.
Public/Granted literature
Information query
Patent Agency Ranking
0/0