Invention Grant
US08768643B2 Method and apparatus for parallel testing of semiconductor devices 有权
用于半导体器件并行测试的方法和装置

Method and apparatus for parallel testing of semiconductor devices
Abstract:
Method and apparatus for parallel testing of multiple regions on a substrate used in high performance combinatorial development of new materials and processes are described. The apparatus comprises dedicated hardware for each probe assembly with multiple PC controllers networked using a master/slave configuration.
Public/Granted literature
Information query
Patent Agency Ranking
0/0